Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Package substrate with reduced interconnect stress

Package substrate with reduced interconnect stress

US Patent 11824013 · Granted Nov 21, 2023

Estimated economic value: $28,968,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Spectrally interleaved optical transceivers2025
Interconnect architecture with silicon interposer and EMIB2025
In-plane inductors in IC packages2025
Microelectronic assemblies having conductive structures with different thickness2025
Vacuum aperture valve array2025
Method to enable 30 microns pitch EMIB or below2025
Microelectronic device with embedded die substrate on interposer2024
Processor package with universal optical input/output2024
Substrate support system for a conveyor printer2024
Electrical and optical interfaces at different heights along an edge of a packag2024
Interconnect architecture with silicon interposer and EMIB2024
Microelectronic device with embedded die substrate on interposer2024