Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for single and multiple level metal-insulator-metal integration with a single mask

Process for single and multiple level metal-insulator-metal integration with a single mask

US Patent 8435864 · Granted May 7, 2013

Estimated economic value: $10,737,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fabricating photonics structure conductive pathways2025
Field plate structure to reduce self-heating in transistor and related method2025
High-mobility-electron transistors having heat dissipating structures2025
Photonics optoelectrical system2025
Field effect transistor with shallow trench isolation features within source/dra2025
Series inductors2025
Heterojunction bipolar transistor with buried trap rich isolation region2025
High electron mobility transistors having barrier liners and integration schemes2025
High electron mobility transistors having barrier liners and integration schemes2025
Contact-over-active-gate transistor structures with contacts landed on enlarged 2025
Heterojunction bipolar transistor with buried trap rich isolation region2024
Field effect transistor2024