Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Static random access memory (SRAM) write assist circuit with leakage suppression and level control

Static random access memory (SRAM) write assist circuit with leakage suppression and level control

US Patent 8363453 · Granted Jan 29, 2013

Estimated economic value: $3,874,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory with hybrid write assist scheme2025
Memory with external clock synchronized operation2025
Interface level-shifter dual-rail memory architecture2025
Reduced circuit area memory device with a half-word memory architecture2025
Pseudo-2-port memory with dual pre-charge circuits2025
Output driver level-shifting latch circuit for dual-rail memory2025
SRAM non-clamping write driver with write assist2024
At-speed synchronous write-through operation for testing two-port memory2024
Scan chain compression for testing memory of a system on a chip2024
Power supply tracking circuitry for embedded memories2024
Memory clock level-shifting buffer with extended range2024
Multi-port memory architecture for a systolic array2023