Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › At-speed synchronous write-through operation for testing two-port memory

At-speed synchronous write-through operation for testing two-port memory

US Patent 12148490 · Granted Nov 19, 2024

Estimated economic value: $149,354,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory with hybrid write assist scheme2025
Memory with external clock synchronized operation2025
Memory with external clock synchronized operation2025
Rules driven application synchronization by automatically detecting different te2025
Interface level-shifter dual-rail memory architecture2025
Interface level-shifter dual-rail memory architecture2025
Reduced circuit area memory device with a half-word memory architecture2025
Intelligently expanding search results ahead-of-time2025
Pseudo-2-port memory with dual pre-charge circuits2025
Output driver level-shifting latch circuit for dual-rail memory2025
SRAM non-clamping write driver with write assist2024
Consolidating change requests in data hierarchies2024