Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Metal gate transistors with raised source and drain regions formed on heavily doped substrate

Metal gate transistors with raised source and drain regions formed on heavily doped substrate

US Patent 8344452 · Granted Jan 1, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of fabricating integrated circuits with fin trim plug structures having a2025
Method for fabricating transistor with thinned channel2024
Dual self-aligned gate endcap (SAGE) architectures2023
Unidirectional self-aligned gate endcap (SAGE) architectures with gate-orthogona2023
Cost effective precision resistor using blocked DEPOP method in self-aligned gat2023
Fin trim plug structures having an oxidation catalyst layer surrounded by a rece2022
Unidirectional self-aligned gate endcap (SAGE) architectures with gate-orthogona2022
Dual self-aligned gate endcap (SAGE) architectures2021
Gate electrode having a capping layer2021
Method for fabricating transistor with thinned channel2021
Gate electrode having a capping layer2020
Self-aligned build-up of topographic features2020