Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Buried etch stop layer in trench isolation structures for superior surface planarity in densely packed semiconductor devices

Buried etch stop layer in trench isolation structures for superior surface planarity in densely packed semiconductor devices

US Patent 8334573 · Granted Dec 18, 2012

Estimated economic value: $2,684,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Roller conveyor2025
Conveyor device2025
Flushable pressure vessel2023
Self-sealing valve connection for pressure vessels2022
FinFET having locally higher fin-to-fin pitch2021
Semiconductor structure including a transistor having stress creating regions an2017
Semiconductor device having a high-K gate dielectric above an STI region2017
Semiconductor device having a high-K gate dielectric above an STI region2017
Semiconductor device with thin-film resistor2017
Epitaxial channel formation methods and structures2017
E-fuse design for high-K metal-gate technology2016
E-fuse design for high-K metal-gate technology2016