Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware transactional memory acceleration through multiple failure recovery

Hardware transactional memory acceleration through multiple failure recovery

US Patent 8327188 · Granted Dec 4, 2012

Estimated economic value: $39,651,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Contention tracking for processor cache management2023
Contention tracking for latency reduction of exclusive operations2023
Memory type which is cacheable yet inaccessible by speculative instructions2020
Apparatus and associated methods for editing images2019
User interface for the application of image effects to images2019
Processor cluster migration techniques2016
Store queue with token to facilitate efficient thread synchronization2016
Facilitating efficient transactional memory and atomic operations via cache line2016
Mechanism for increasing the effective capacity of the working register file2016
Store queue having restricted and unrestricted entries2015
Store queue having restricted and unrestricted entries2015
Reducing pipeline restart penalty2015