Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for correcting systematic parametric variations on integrated circuit chips in order to minimize circuit limited yield loss

System and method for correcting systematic parametric variations on integrated circuit chips in order to minimize circuit limited yield loss

US Patent 8301290 · Granted Oct 30, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multicomponent module design and fabrication2025
Multicomponent module design and fabrication2025
Photodetector structure with air gap and related methods2025
Processor chip timing adjustment enhancement2025
Photodiode with insulator layer along intrinsic region sidewall2025
Heterojunction bipolar transistor with buried trap rich isolation region2025
Photodiodes2025
Semiconductor devices with single-photon avalanche diodes and isolation structur2025
Semiconductor structure including photodiode-based fluid sensor and methods2025
Edge seals for semiconductor packages2025
Multi-channel transistor2024
Heterojunction bipolar transistor with buried trap rich isolation region2024