Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fault modeling for state retention logic

Fault modeling for state retention logic

US Patent 8296703 · Granted Oct 23, 2012

Estimated economic value: $2,654,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Physical awareness of test-point sharing in a circuit design2025
Physical awareness of test-point sharing in a circuit design2025
Systems and methods for reducing test point power consumption in a circuit desig2025
Clock-based test-point flop sharing in a circuit design2025
Clock-based test-point flop sharing in a circuit design2025
Locking mechanism and core wrapping for IP core2025
Memory view for memory module2025
IC chip with IC design modification detection2025
IC chip with IC design modification detection2025
Launch off shift process2025
3D stacked die testing structure2024
Systems and methods for scan chain stitching2024