Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Selective self-aligned double patterning of regions in an integrated circuit device

Selective self-aligned double patterning of regions in an integrated circuit device

US Patent 8293656 · Granted Oct 23, 2012

Estimated economic value: $4,153,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic device, method, and computer readable storage medium for displaying i2025
Electronic device for displaying visual object based on location of external ele2025
Reducing aspect ratio dependent etch with direct current bias pulsing2025
Selective carbon deposition on top and bottom surfaces of semiconductor substrat2024
Endpoint detection in low open area and/or high aspect ratio etch applications2024
Directional selective junction clean with field polymer protections2023
Organic electroluminescent device comprising a redox-doped electron transport la2022
Methods and apparatus for in-situ protection liners for high aspect ratio reacti2022
Processing chamber with substrate edge enhancement processing2021
Methods and apparatus for detecting an endpoint of a seasoning process2021
Gas flow for condensation reduction with a substrate processing chuck2020
Gas flow for condensation reduction with a substrate processing chuck2019