Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structures and methods for improving solder bump connections in semiconductor devices

Structures and methods for improving solder bump connections in semiconductor devices

US Patent 8293634 · Granted Oct 23, 2012

Estimated economic value: $6,526,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Local interconnects having different material compositions2025
Recessed local interconnect semiconductor memory device2025
Self-forming embedded diffusion barriers2025
Semiconductor backside transistor integration with backside power delivery netwo2025
Field effect transistor with shallow trench isolation features within source/dra2025
Heterojunction bipolar transistor with buried trap rich isolation region2025
High electron mobility transistors having barrier liners and integration schemes2025
Embedded metal contamination removal from BEOL wafers2025
Contact-over-active-gate transistor structures with contacts landed on enlarged 2025
Heterojunction bipolar transistor with buried trap rich isolation region2024
Field effect transistor2024
IC structure including porous semiconductor layer in bulk substrate adjacent tre2024