Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logic design verification techniques for liveness checking with retiming

Logic design verification techniques for liveness checking with retiming

US Patent 8255848 · Granted Aug 28, 2012

Estimated economic value: $8,752,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Equivalence checking of synthesized logic designs using generated synthesis hist2025
Detection of unintended dependencies in hardware designs with pseudo-random numb2023
Scalable connectivity verification using conditional cut-points2021
Grouping and partitioning of properties for logic verification2020
Initial-state and next-state value folding2020
Scalable connectivity verification using conditional cut-points2020
Equivalency verification for hierarchical references2020
Verification complexity reduction via range-preserving input-to-constant convers2020
Scalable liveness verification2019
Adaptive bug-search depth for simple and deep counterexamples2019
Adaptive bug-search depth for simple and deep counterexamples2019
Scalable logic verification by identifying unate primary inputs2018