Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › IC die having TSV and wafer level underfill and stacked IC devices comprising a workpiece solder connected to the TSV

IC die having TSV and wafer level underfill and stacked IC devices comprising a workpiece solder connected to the TSV

US Patent 8227295 · Granted Jul 24, 2012

Estimated economic value: $8,026,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for electroplating a MEMS device2022
Method and system for electroplating a MEMS device2020
Selective planishing method for making a semiconductor device2019
Selective planishing method for making a semiconductor device2018
Semiconductor package having etched foil capacitor integrated into leadframe2016
Semiconductor package having etched foil capacitor integrated into leadframe2015
Semiconductor package having etched foil capacitor integrated into leadframe2015
Copper leadframe finish for copper wire bonding2015
Selective leadframe planishing2015
Semiconductor device with selective planished leadframe2015
Laser-assisted cleaving of a reconstituted wafer for stacked die assemblies2014
TCE compensation for package substrates for reduced die warpage assembly2014