Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Selective planishing method for making a semiconductor device

Selective planishing method for making a semiconductor device

US Patent 10438816 · Granted Oct 8, 2019

Estimated economic value: $23,869,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for electroplating a MEMS device2022
Method and system for electroplating a MEMS device2020
Selective planishing method for making a semiconductor device2018
Semiconductor package having etched foil capacitor integrated into leadframe2016
Semiconductor package having etched foil capacitor integrated into leadframe2015
Semiconductor package having etched foil capacitor integrated into leadframe2015
Copper leadframe finish for copper wire bonding2015
Selective leadframe planishing2015
Semiconductor device with selective planished leadframe2015
Method of manufacture integrated circuit package2014
Leadframe having selective planishing2013
Singulation and strip testing of no-lead integrated circuit packages without tap2013