Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › TCE compensation for package substrates for reduced die warpage assembly

TCE compensation for package substrates for reduced die warpage assembly

US Patent 8759154 · Granted Jun 24, 2014

Estimated economic value: $8,351,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Laser-assisted cleaving of a reconstituted wafer for stacked die assemblies2014
Method for attaching wide bus memory and serial memory to a processor within a c2013
Laser-assisted cleaving of a reconstituted wafer for stacked die assemblies2013
Electronic assembly including die on substrate with heat spreader having an open2013
Lateral coupling enabled topside only dual-side testing of TSV die attached to p2013
Warpage control features on the bottomside of TSV die lateral to protruding bott2013
Through carrier dual side loop-back testing of TSV die after die attach to subst2013
Stacked die assemblies including TSV die2012
TCE compensation for package substrates for reduced die warpage assembly2012
Method for attaching wide bus memory and serial memory to a processor within a c2012
IC die having TSV and wafer level underfill and stacked IC devices comprising a 2012
IC having TSV arrays with reduced TSV induced stress2012