Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for attaching wide bus memory and serial memory to a processor within a chip scale package footprint

Method for attaching wide bus memory and serial memory to a processor within a chip scale package footprint

US Patent 8288849 · Granted Oct 16, 2012

Estimated economic value: $6,135,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Floating die package2024
Electronic package for integrated circuits and related methods2022
Integrated circuit package with partitioning based on environmental sensitivity2022
Structures for packaging stress-sensitive micro-electro-mechanical system stacke2022
Stacked-die bulk acoustic wave oscillator package2022
Stacked-die bulk acoustic wave oscillator package2021
Electronic package for integrated circuits and related methods2020
Floating die package2020
Structures for packaging stress-sensitive micro-electro-mechanical system stacke2020
Stacked-die bulk acoustic wave oscillator package2020
Methods for depositing a measured amount of a species in a sealed cavity2020
Structures for packaging stress-sensitive micro-electro-mechanical system stacke2019