Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Compiler-based scheduling optimization hints for user-level threads

Compiler-based scheduling optimization hints for user-level threads

US Patent 8205200 · Granted Jun 19, 2012

Estimated economic value: $20,138,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for generation and use of radiation outcome prediction score i2025
Graphics processing unit processing and caching improvements2025
Graphics processing unit processing and caching improvements2025
Kernel source adaptation for execution on a graphics processing unit2025
Methods, systems, articles of manufacture, and apparatus to decode zero-value-co2025
Engine to enable high speed context switching via on-die storage2025
Gathering payload from arbitrary registers for send messages in a graphics envir2025
Multi-buffered register files with shared access circuits2025
Register file for systolic array2025
High performance constant cache and constant access mechanisms2025
Schedule-aware tensor distribution module2025
Methods and apparatus to load data within a machine learning accelerator2025