{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Intel", "item": "https://www.patentleaderboard.com/company/intel"}, {"@type": "ListItem", "position": 3, "name": "Xinmin Tian", "item": "https://www.patentleaderboard.com/inventor/fl:xi_ln:tian-4"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
XT

Xinmin Tian — 38 Patents

Intel: 36 patents #1,000 of 30,777Top 4%
UNUnknown: 1 patents #29,356 of 83,584Top 40%
Union City, CA: #31 of 1,177 inventorsTop 3%
California: #12,412 of 386,348 inventorsTop 4%
Overall (All Time): #84,675 of 4,157,543Top 3%
38 Patents All Time
Xinmin Tian has been granted 38 US patents while listed as an inventor at Intel. The first was granted in 2008 and the most recent in December 2025. Xinmin Tian ranks #84,675 of 4,157,543 US inventors in our database (top 2.0%). Patent records list Xinmin Tian in Union City, CA, US.

Patents per Year

Patents granted per year, 2008 to 2024Bar chart with a peak of 5 patents in 2024.peak 52008: 2 patents20082009: 4 patents2010: 1 patents20102011: 4 patents2012: 2 patents20122013: 3 patents2014: 3 patents20142015: 3 patents2017: 1 patents20172018: 2 patents2019: 2 patents20192020: 4 patents2021: 1 patents20212024: 5 patents2024

Issued Patents All Time

Showing 1–25 of 38 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
12493922 Graphics processing unit processing and caching improvements Subramaniam Maiyuran, Durgaprasad Bilagi, Joydeep Ray, Scott Janus, Sanjeev Jahagirdar +9 more 2025-12-09
12182035 Systems and methods for cache optimization Altug Koker, Joydeep Ray, Elmoustapha Ould-Ahmed-Vall, Abhishek R. Appu, Aravindh Anantaraman +11 more 2024-12-31 $16,542,000
12147302 Systems and methods for error detection and control for embedded memory and compute elements Vasanth Ranganathan, Joydeep Ray, Abhishek R. Appu, Nikos Kaburlasos, Lidong Xu +8 more 2024-11-19 $25,575,000
12124383 Systems and methods for cache optimization Altug Koker, Joydeep Ray, Elmoustapha Ould-Ahmed-Vall, Abhishek R. Appu, Aravindh Anantaraman +11 more 2024-10-22 $18,859,000
12056059 Systems and methods for cache optimization Altug Koker, Joydeep Ray, Elmoustapha Ould-Ahmed-Vall, Abhishek R. Appu, Aravindh Anantaraman +11 more 2024-08-06 $17,070,000
11861761 Graphics processing unit processing and caching improvements Subramaniam Maiyuran, Durgaprasad Bilagi, Joydeep Ray, Scott Janus, Sanjeev Jahagirdar +9 more 2024-01-02 $30,016,000
10909287 Methods, systems and apparatus to improve FPGA pipeline emulation efficiency on CPUs Geoff Lowney 2021-02-02 $28,243,000
10877910 Programmable event driven yield mechanism which may activate other threads Hong Wang, Per Hammarlund, Xiang Zou, John Shen, Milind B. Girkar +2 more 2020-12-29 $24,597,000
10795682 Generating vector based selection control statements Hideki Ido, Eric N. Garcia, Milind B. Girkar, James Brodman 2020-10-06 $29,609,000
10776093 Vectorize store instructions method and apparatus Mikhail Plotnikov, Hideki Ido, Sergey Preis, Milind B. Girkar, Maxim Shutov 2020-09-15 $34,212,000
10642587 Technologies for indirectly calling vector functions Hideki Ido, Serge V. Preis, Sergey Stanislavoich Kozhukhov, Sergey V. Maslov, Clark Nelson +1 more 2020-05-05 $29,615,000
10459858 Programmable event driven yield mechanism which may activate other threads Hong Wang, Per Hammarlund, Xiang Zou, John Shen, Milind B. Girkar +2 more 2019-10-29 $25,165,000
10452403 Mechanism for instruction set based thread execution on a plurality of instruction sequencers Hong Wang, John Shen, Edward T. Grochowski, Richard Hankins, Gautham Chinya +9 more 2019-10-22 $16,310,000
9990206 Mechanism for instruction set based thread execution of a plurality of instruction sequencers Hong Wang, John Shen, Edward T. Grochowski, Richard Hankins, Gautham Chinya +9 more 2018-06-05 $24,427,000
9910796 Programmable event driven yield mechanism which may activate other threads Hong Wang, Per Hammarlund, Xiang Zou, John Shen, Milind B. Girkar +2 more 2018-03-06 $18,859,000
9720697 Mechanism for instruction set based thread execution on a plurality of instruction sequencers Hong Wang, John Shen, Ed Grochowski, James P. Held, Bryant Bigbee +9 more 2017-08-01 $11,137,000
9069605 Mechanism to schedule threads on OS-sequestered sequencers without operating system intervention Richard Hankins, Hong Wang, Gautham Chinya, Trung Diep, Shivnandan Kaushik +7 more 2015-06-30 $18,547,000
9015688 Vectorization of scalar functions including vectorization annotations and vectorized function signatures matching Sergey Stanislavoich Kozhukhov, Sergey Preis, Robert Geva, Konstantin Anatolyevich Pyjov, Hideki Sato +3 more 2015-04-21 $17,773,000
9009689 Speculative compilation to generate advice messages Rakesh Krishnaiyer, Hideki Ido, Ernesto Su, John L. Ng, Jin-Lien Lin +1 more 2015-04-14 $22,638,000
8868887 Programmable event driven yield mechanism which may activate other threads Hong Wang, Per Hammarlund, Xiang Zou, John Shen, Milind B. Girkar +2 more 2014-10-21 $23,195,000
8793675 Loop parallelization based on loop splitting or index array Jin-Lien Lin, Nishkam Ravi, John L. Ng, Renat V. Valiullin 2014-07-29 $31,661,000
8719819 Mechanism for instruction set based thread execution on a plurality of instruction sequencers Hong Wang, John Shen, Ed Grochowski, James P. Held, Bryant Bigbee +9 more 2014-05-06 $12,959,000
8612949 Methods and apparatuses for compiler-creating helper threads for multi-threading Shih-wei Liao, Gerolf F. Hoflehner, Hong Wang, Daniel Lavery, Perry Wang +3 more 2013-12-17 $16,866,000
8607235 Mechanism to schedule threads on OS-sequestered sequencers without operating system intervention Richard Hankins, Hong Wang, Gautham Chinya, Trung Diep, Shivnandan Kaushik +7 more 2013-12-10 $14,665,000
8589901 Speculative region-level loop optimizations Jin-Lien Lin, John L. Ng, Robert J. Cox 2013-11-19