Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Selective implementation of barrier layers to achieve threshold voltage control in CMOS device fabrication with high-k dielectrics

Selective implementation of barrier layers to achieve threshold voltage control in CMOS device fabrication with high-k dielectrics

US Patent 8193051 · Granted Jun 5, 2012

Estimated economic value: $5,238,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Display screen with a graphical user interface2025
Self-forming embedded diffusion barriers2025
Mobile check deposit2025
Method of forming porous inorganic films via polymer swelling infiltration2025
Avalanche photodiodes with adaptive quenching of photocurrent2025
Selective passivation and selective deposition2025
Stabilization of metallic nanowire meshes via encapsulation2025
Low refractive index surface layers and related methods2025
Mobile check deposit2025
Mobile check deposit2025
Oxide-based resistive memory having a plasma-exposed bottom electrode2025
Magnesium ion based synaptic device2024