{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Structural power reduction in multithreaded processor", "item": "https://www.patentleaderboard.com/patent/8140830"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structural power reduction in multithreaded processor

Structural power reduction in multithreaded processor

US Patent 8140830 · Granted Mar 20, 2012

Estimated economic value: $2,170,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Unified translation miss queue for multiple address translation modes2023
Sleeping and waking-up address translation that conflicts with translation level2023
Power optimized prefetching in set-associative translation lookaside buffer stru2023
Determining page size via page table cache2022
Promotion of ERAT cache entries2022
Instruction predication using unused datapath facilities2020
Reducing translation latency within a memory management unit using external cach2020
Reducing translation latency within a memory management unit using external cach2020
Face detection circuit2020
Concurrent multiple instruction issued of non-pipelined instructions using non-p2019
Ensuring forward progress for nested translations in a memory management unit2019
Ensuring forward progress for nested translations in a memory management unit2019