Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing translation latency within a memory management unit using external caching structures

Reducing translation latency within a memory management unit using external caching structures

US Patent 10649902 · Granted May 12, 2020

Estimated economic value: $2,725,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Centralized distribution of multicast requests in a data processing system2024
Memory migration within a multi-host data processing environment2024
Memory migration within a multi-host data processing environment2024
Prefetch unit filter for microprocessor2024
Adjusting store gather window duration in a data processing system supporting si2024
Current prediction-based instruction throttling control2024
Prioritization of threads in a simultaneous multithreading processor core2023
Concurrent processing of translation entry invalidation requests in a processor 2023
Broadcast scope selection in a data processing system utilizing a memory topolog2023
Broadcast scope selection in a data processing system utilizing a memory topolog2023
Unified translation miss queue for multiple address translation modes2023
Unified translation miss queue for multiple address translation modes2023