Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Concurrent multiple instruction issued of non-pipelined instructions using non-pipelined operation resources in another processing core

Concurrent multiple instruction issued of non-pipelined instructions using non-pipelined operation resources in another processing core

US Patent 10521234 · Granted Dec 31, 2019

Estimated economic value: $4,449,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interfacing with superconducting circuitry2024
Dynamic accelerator generation and deployment2023
Dynamically replacing a call to a software library with a call to an accelerator2023
TFTP (trivial file transfer protocol) broadcast controller2022
Accelerator monitoring and testing2022
Selecting and using a cloud-based hardware accelerator2022
Dynamic thread status retrieval using inter-thread communication2022
Dynamic thread status retrieval using inter-thread communication2022
Test and characterization of ring in superconducting domain through built-in sel2022
Helping a hardware accelerator using software2021
Selecting hardware accelerators based on score2021
Managing cloud-based hardware accelerators2021