Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming integrated circuits with aligned (100) NMOS and (110) PMOS FinFET sidewall channels

Method for forming integrated circuits with aligned (100) NMOS and (110) PMOS FinFET sidewall channels

US Patent 8138035 · Granted Mar 20, 2012

Estimated economic value: $6,746,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mixed pitch track pattern2024
Folding camping apparatus2023
High mobility transistors2021
High mobility transistors2018
Ultrashallow emitter formation using ALD and high temperature short time anneali2018
Temperature compensated bulk acoustic wave resonator with a high coupling coeffi2018
High mobility transistors2017
High mobility transistors2016
Layer transfer of silicon onto III-nitride material for heterogenous integration2016
High mobility transistors2016
Integration scheme for changing crystal orientation in hybrid orientation techno2015
Integrated circuits with aligned (100) NMOS and (110) PMOS finFET sidewall chann2015