Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient method and apparatus for employing a micro-op cache in a processor

Efficient method and apparatus for employing a micro-op cache in a processor

US Patent 8103831 · Granted Jan 24, 2012

Estimated economic value: $44,845,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Region aware delta prefetcher2025
Device, method, and system to facilitate improved bandwidth of a branch predicti2025
Device, method, and system to facilitate improved bandwidth of a branch predicti2025
Code prefetch instruction2025
De-prioritizing speculative code lines in on-chip caches2025
Multi-key cryptographic memory protection2025
Methods and apparatus to implement always-on context sensor hubs for processing 2025
Component die validation built-in self-test (VBIST) engine2025
Apparatuses and methods for speculative execution side channel mitigation2025
Apparatuses and methods for a processor architecture2024
Memory protection with hidden inline metadata2024
64-bit virtual addresses having metadata bit(s) and canonicality check that does2024