Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Training pattern for a biased clock recovery tracking loop

Training pattern for a biased clock recovery tracking loop

US Patent 8098783 · Granted Jan 17, 2012

Estimated economic value: $21,678,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked memory with interface providing offset interconnects2024
Extended platform with additional memory module slots per CPU socket and configu2020
Techniques to access or operate a dual in-line memory module via multiple data c2020
Remote memory operations2019
Read delivery for memory subsystem with narrow bandwidth repeater channel2019
Systems, methods, and apparatuses for implementing die recovery in two-level mem2019
Extended platform with additional memory module slots per CPU socket2019
Extended platform with additional memory module slots per CPU socket and configu2019
Techniques to access or operate a dual in-line memory module via multiple data c2018
Extended application of error checking and correction code in memory2018
Embedded ECC address mapping2018
Heterogeneous memory die stacking for energy efficient computing2017