Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integration of non-volatile charge trap memory devices and logic CMOS devices

Integration of non-volatile charge trap memory devices and logic CMOS devices

US Patent 8093128 · Granted Jan 10, 2012

Estimated economic value: $1,826,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for providing enhanced recommendations based on ratings of off2025
Nonvolatile charge trap memory device having a high dielectric constant blocking2025
Oxide-nitride-oxide stack having multiple oxynitride layers2025
Oxide-nitride-oxide stack having multiple oxynitride layers2025
Oxide-nitride-oxide stack having multiple oxynitride layers2025
Oxide-nitride-oxide stack having multiple oxynitride layers2025
Methods of equalizing gate heights in embedded non-volatile memory on HKMG techn2025
Method of forming oxide-nitride-oxide stack of non-volatile memory and integrati2025
Silicon-oxide-nitride-oxide-silicon based multi-level non-volatile memory device2024
Silicon-oxide-nitride-oxide-silicon based multi-level non-volatile memory device2024
Method of ono integration into logic CMOS flow2024
Method of ono integration into logic CMOS flow2024