Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of equalizing gate heights in embedded non-volatile memory on HKMG technology

Methods of equalizing gate heights in embedded non-volatile memory on HKMG technology

US Patent 12250815 · Granted Mar 11, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nonvolatile charge trap memory device having a high dielectric constant blocking2025
Automated maternal and prenatal health diagnostics from ultrasound blind sweep v2025
Memory location mapping and unmapping2025
Oxide-nitride-oxide stack having multiple oxynitride layers2025
Method of forming oxide-nitride-oxide stack of non-volatile memory and integrati2025
Silicon-oxide-nitride-oxide-silicon based multi-level non-volatile memory device2024
Continuous monotonic counter for memory devices2024
Method of ono integration into logic CMOS flow2024
Memory transistor with multiple charge storing layers and a high work function g2024
Dynamic sensing levels for nonvolatile memory devices2024
Erase power loss indicator (EPLI) implementation in flash memory device2024
Silicon-oxide-nitride-oxide-silicon multi-level non-volatile memory device and m2023