Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock domain partitioning of programmable integrated circuits

Clock domain partitioning of programmable integrated circuits

US Patent 8091060 · Granted Jan 3, 2012

Estimated economic value: $4,593,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Satisfying circuit design constraints using a combination of machine learning mo2025
Optimizing use of computer resources in implementing circuit designs through mac2024
Automated timing closure on circuit designs2023
Visualization of data buses in circuit designs2023
Automated analysis and optimization of circuit designs2021
System and method for an electronic design tool providing automated guidance and2020
Generating clock trees for a circuit design2018
Placement and routing of clock signals for a circuit design2018
Multithreaded scheduling for placement of circuit designs using connectivity and2016
Testing critical paths of a circuit design2016
Clock region partitioning and clock routing2016
Multi-resource aware partitioning for integrated circuits2013