Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple multi-threaded processors having an L1 instruction cache and a shared L2 instruction cache

Multiple multi-threaded processors having an L1 instruction cache and a shared L2 instruction cache

US Patent 8087024 · Granted Dec 27, 2011

Estimated economic value: $23,836,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Heterogeneous ML accelerator cluster with flexible system resource balance2025
Offloads for multicast virtual network packet processing in a network interface 2025
Packet cache system and method2025
Mechanism for precise time synchronization in a datacenter network2025
Early retransmission for hardware reliable transport2024
Reliable transport protocol and hardware architecture for datacenter networking2024
Off-chip memory backed reliable transport connection cache hardware architecture2024
Acknowledgement coalescing module utilized in content addressable memory (CAM) b2024
High performance cache eviction2024
Packet cache system and method2024
Rate update engine for reliable transport protocol2024
Flow table aging optimized for DRAM access2024