Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Off-chip memory backed reliable transport connection cache hardware architecture

Off-chip memory backed reliable transport connection cache hardware architecture

US Patent 12132802 · Granted Oct 29, 2024

Estimated economic value: $126,209,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient hash table lookup2025
High bandwidth content addressable memory (CAM) based hardware architecture for 2025
Policer synchronization across multiple pipelines in a DPU2025
Programmable traffic ingress direction for reduced latency in a DPU2025
Lifting desk control system with imperceptible intelligent adjustment function a2025
Packing tape dispenser2025
High performance connection scheduler2025
High performance connection scheduler2025
High performance connection scheduler2025
High performance connection scheduler2025
Systems for high-speed computing using an optical interchange2025
Electromagnetic shielding module, electromagnetic shielding structure and constr2025