Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable traffic ingress direction for reduced latency in a DPU

Programmable traffic ingress direction for reduced latency in a DPU

US Patent 12423255 · Granted Sep 23, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Policer synchronization across multiple pipelines in a DPU2025
Policer synchronization across multiple pipelines in a DPU2025
Systems and methods for using programmable policer circuits for network flow pol2025
High performance connection scheduler2025
Systems and methods for using a packet processing pipeline circuit to extend the2025
Hierarchical statisically multiplexed counters and a method thereof2025
Method and apparatus for flexible and efficient analytics in a network switch2025
Packet cache system and method2025
Method to perform hash table lookup for keys wider than data path size2025
Early retransmission for hardware reliable transport2024
Reliable transport protocol and hardware architecture for datacenter networking2024
Off-chip memory backed reliable transport connection cache hardware architecture2024