Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structure for implementing speculative clock gating of digital logic circuits

Structure for implementing speculative clock gating of digital logic circuits

US Patent 8078999 · Granted Dec 13, 2011

Estimated economic value: $19,280,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Prediction confirmation for cache subsystem2025
Using a next fetch predictor circuit with short branches and return fetch groups2025
Compression of entries in a reorder buffer2024
Move elimination2024
Instruction fusion2024
Prediction confirmation for cache subsystem2024
Processor for avoiding reduced performance using instruction metadata to determi2023
DRAM caching storage class memory2023
Prediction confirmation for cache subsystem2022
Thread transition management2022
Promotion of ERAT cache entries2022
Storing a processing state based on confidence in a predicted branch outcome and2021