Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for the fabrication of microelectronic device substrates by attaching two cores together during fabrication

Methods for the fabrication of microelectronic device substrates by attaching two cores together during fabrication

US Patent 8067266 · Granted Nov 29, 2011

Estimated economic value: $19,402,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Substrate with embedded stacked through-silicon via die2021
High density embedded interconnects in substrate2020
Low profile integrated package2020
High density interconnects in an embedded trace substrate (ETS) comprising a cor2020
Substrate with embedded stacked through-silicon via die2019
Integrated circuit (IC) package and package substrate comprising stacked vias2018
Integrated circuit and process for fabricating thereof2018
Mechanical adhesion of copper metallization to dielectric with partially cured e2018
Substrate and method of forming the same2017
Package substrate comprising surface interconnect and cavity comprising electrol2017
Multi-chip package having a substrate with a plurality of vertically embedded di2017
Power management integrated circuit (PMIC) integration into a processor package2017