Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Substrate with embedded stacked through-silicon via die

Substrate with embedded stacked through-silicon via die

US Patent 11107766 · Granted Aug 31, 2021

Estimated economic value: $22,590,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High density embedded interconnects in substrate2020
Low profile integrated package2020
High density interconnects in an embedded trace substrate (ETS) comprising a cor2020
Substrate with embedded stacked through-silicon via die2019
Substrate with embedded stacked through-silicon via die2019
Integrated circuit (IC) package and package substrate comprising stacked vias2018
Integrated circuit and process for fabricating thereof2018
Mechanical adhesion of copper metallization to dielectric with partially cured e2018
Multichip integration with through silicon via (TSV) die embedded in package2017
Substrate and method of forming the same2017
Package substrate comprising surface interconnect and cavity comprising electrol2017
Multi-chip package having a substrate with a plurality of vertically embedded di2017