Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High density interconnects in an embedded trace substrate (ETS) comprising a core layer

High density interconnects in an embedded trace substrate (ETS) comprising a core layer

US Patent 10622292 · Granted Apr 14, 2020

Estimated economic value: $17,407,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Substrate(s) for an integrated circuit (IC) package employing a metal core for i2025
Package with a substrate comprising embedded escape interconnects and surface es2025
Integrated circuit (IC) packages employing supplemental metal layer coupled to e2025
Integrated circuit (IC) package substrate with embedded trace substrate (ETS) la2025
Integrated circuit (IC) packages employing a package substrate with a double sid2023
Package with a substrate comprising protruding pad interconnects2023
Semi-embedded trace structure with partially buried traces2023
Integrated circuit (IC) package with stacked die wire bond connections, and rela2023
Uniform via pad structure having covered traces between partially covered pads2023
Packages with local high-density routing region embedded within an insulating la2023
Substrate comprising a high-density interconnect portion embedded in a core laye2023
Passive component embedded in an embedded trace substrate (ETS)2023