Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit (IC) packages employing supplemental metal layer coupled to embedded metal traces in a die-side embedded trace substrate (ETS) layer, and related fabrication methods

Integrated circuit (IC) packages employing supplemental metal layer coupled to embedded metal traces in a die-side embedded trace substrate (ETS) layer, and related fabrication methods

US Patent 12362269 · Granted Jul 15, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Substrate(s) for an integrated circuit (IC) package employing a metal core for i2025
Substrate(s) for an integrated circuit (IC) package employing a metal core for i2025
Apparatus and methods for automatically handling die carriers2025
Systems for removing or inserting a fastener from or into a wafer carrier2025
Method and apparatus for securing semiconductor device carrying boat in multi-bo2025
Package with a substrate comprising embedded escape interconnects and surface es2025
Package with a substrate comprising embedded escape interconnects and surface es2025
Integrated circuit (IC) packages employing wire bond channel over package substr2025
Integrated circuit (IC) package substrate with embedded trace substrate (ETS) la2025
Recess structure for padless stack via2025
Integrated circuit (IC) package employing added metal for embedded metal traces 2024
Circular bond finger pad2024