Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit (IC) packages employing a package substrate with a double side embedded trace substrate (ETS), and related fabrication methods

Integrated circuit (IC) packages employing a package substrate with a double side embedded trace substrate (ETS), and related fabrication methods

US Patent 11791320 · Granted Oct 17, 2023

Estimated economic value: $7,437,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Substrate(s) for an integrated circuit (IC) package employing a metal core for i2025
Substrate(s) for an integrated circuit (IC) package employing a metal core for i2025
Substrate(s) for an integrated circuit (IC) package employing a metal core for i2025
Package with a substrate comprising embedded escape interconnects and surface es2025
Package with a substrate comprising embedded escape interconnects and surface es2025
Package with a substrate comprising embedded escape interconnects and surface es2025
Integrated circuit (IC) packages employing wire bond channel over package substr2025
Integrated circuit (IC) packages employing wire bond channel over package substr2025
Integrated circuit (IC) packages employing wire bond channel over package substr2025
Integrated circuit (IC) packages employing supplemental metal layer coupled to e2025
Integrated circuit (IC) packages employing supplemental metal layer coupled to e2025
Integrated circuit (IC) packages employing supplemental metal layer coupled to e2025