Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to reduce power consumption of a register file with multi SMT support

Method to reduce power consumption of a register file with multi SMT support

US Patent 8046566 · Granted Oct 25, 2011

Estimated economic value: $17,275,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Routing instruction results to a register block of a subdivided register file ba2025
Deploying a system-specific secret in a highly resilient computer system2024
Chained manifest for key management and attestation2024
Parallel slice processor having a recirculating load-store queue for fast deallo2024
Assignment of microprocessor register tags at issue time2024
Fast mapper restore for flush in processor2024
Loosely-coupled slice target file data2024
Dependency skipping in a load-compare-jump sequence of instructions by incorpora2024
Inferring future value for speculative branch resolution in a microprocessor2024
Storage encryption for a trusted execution environment2023
Compaction of architected registers in a simultaneous multithreading processor2023
Instruction handling for accumulation of register results in a microprocessor2023