Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enhancing formal design verification by reusing previous results

Enhancing formal design verification by reusing previous results

US Patent 8042078 · Granted Oct 18, 2011

Estimated economic value: $4,054,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Logical clock connection in an integrated circuit design2025
Signal pre-routing in an integrated circuit design2024
Detection of unintended dependencies in hardware designs with pseudo-random numb2023
Methods and systems for identifying flaws and bugs in integrated circuits, for e2023
Converting formal verification testbench drivers with nondeterministic inputs to2023
Clock mapping in an integrated circuit design2023
Scalable model checking in functional verification by integrating user-guided ab2021
Converting formal verification testbench drivers with nondeterministic inputs to2021
Methods and systems to verify correctness of bug fixes in integrated circuits2021
Equivalency verification for hierarchical references2020
Equivalency verification for hierarchical references2020
Verifying forwarding paths in pipelines2016