Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Issuing instructions in-order in an out-of-order processor using false dependencies

Issuing instructions in-order in an out-of-order processor using false dependencies

US Patent 8037366 · Granted Oct 11, 2011

Estimated economic value: $5,277,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Prediction confirmation for cache subsystem2025
Using a next fetch predictor circuit with short branches and return fetch groups2025
Routing instruction results to a register block of a subdivided register file ba2025
Parallel slice processor having a recirculating load-store queue for fast deallo2024
Assignment of microprocessor register tags at issue time2024
Fast mapper restore for flush in processor2024
Loosely-coupled slice target file data2024
Dependency skipping in a load-compare-jump sequence of instructions by incorpora2024
Prediction confirmation for cache subsystem2024
Inferring future value for speculative branch resolution in a microprocessor2024
Compaction of architected registers in a simultaneous multithreading processor2023
Instruction handling for accumulation of register results in a microprocessor2023