Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latch based optimization during implementation of circuit designs for programmable logic devices

Latch based optimization during implementation of circuit designs for programmable logic devices

US Patent 8010923 · Granted Aug 30, 2011

Estimated economic value: $13,546,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Search result replication management in a search head cluster2025
Integrated circuit package with voltage droop mitigation2024
Machine-learning enhanced compiler2023
Search result replication management in a search head cluster2023
Thermal heat spreader plate for electronic device2022
Machine-learning enhanced compiler2022
Three-dimensional thermal management apparatuses for electronic devices2022
High availability scheduler for scheduling map-reduce searches based on a leader2020
Timing closure of circuit designs for integrated circuits2019
Stacked silicon package having a thermal capacitance element2019
Dynamic mounting thermal management for devices on board2018
Search result replication in a search head cluster2018