Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming a strained transistor by stress memorization based on a stressed implantation mask

Method for forming a strained transistor by stress memorization based on a stressed implantation mask

US Patent 7964458 · Granted Jun 21, 2011

Estimated economic value: $7,582,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit arrangement for controlling a plurality of electrical loads2024
FinFET having locally higher fin-to-fin pitch2021
Transistor element with reduced lateral electrical field2020
Semiconductor structure including a plurality of pairs of nonvolatile memory cel2020
Heat dissipative element for polysilicon resistor bank2019
Semiconductor structure including a plurality of pairs of nonvolatile memory cel2018
Semiconductor device having a high-K gate dielectric above an STI region2017
E-fuse design for high-K metal-gate technology2016
OPC enlarged dummy electrode to eliminate ski slope at eSiGe2016
SOI transistor having drain and source regions of reduced length and a stressed 2016
Simplified gate-first HKMG manufacturing flow2016
Transistor devices with high-k insulation layers2016