Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Design structure for a phase locked loop with stabilized dynamic response

Design structure for a phase locked loop with stabilized dynamic response

US Patent 7958469 · Granted Jun 7, 2011

Estimated economic value: $3,978,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Communication systems for power supply noise reduction2024
Communication systems for power supply noise reduction2024
Quadrature circuit interconnect architecture with clock forwarding2024
Calibrating a quadrature receive serial interface2024
Dual duty cycle correction loop for a serializer/deserializer (SerDes) transmitt2023
Low-power, low-latency time-to-digital-converter-based serial link2021
Fixing dead-zone in clock data recovery circuits2020
Single-lock delay locked loop with cycle counter and method therefor2020
Quadrature clock generation with injection locking2019
Serializer-deserializer with frequency doubler2019
SerDes with adaptive clock data recovery2019
Optimizing clock/data recovery power while maintaining link stability in source 2019