Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integration scheme for reducing border region morphology in hybrid orientation technology (HOT) using direct silicon bonded (DSB) substrates

Integration scheme for reducing border region morphology in hybrid orientation technology (HOT) using direct silicon bonded (DSB) substrates

US Patent 7943451 · Granted May 17, 2011

Estimated economic value: $6,590,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mixed pitch track pattern2024
Semiconductor device with doped region adjacent isolation structure in extension2021
Methods for converting planar designs to FinFET designs in the design and fabric2016
Semiconductor structures and methods for forming isolation between Fin structure2016
Integration scheme for changing crystal orientation in hybrid orientation techno2015
Integration scheme for changing crystal orientation in hybrid orientation techno2015
Integrated circuits with aligned (100) NMOS and (110) PMOS finFET sidewall chann2015
Method for forming and integrating metal gate transistors having self-aligned co2015
Semiconductor device with stressed fin sections2014
Integrated circuits with aligned (100) NMOS and (110) PMOS FinFET sidewall chann2014
Methods for forming semiconductor structures using selectively-formed sidewall s2014
Reduction of STI corner defects during SPE in semiconductor device fabrication u2014