Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming field effect transistors having stress-inducing sidewall insulating spacers thereon

Methods of forming field effect transistors having stress-inducing sidewall insulating spacers thereon

US Patent 7923365 · Granted Apr 12, 2011

Estimated economic value: $5,593,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Rubber reinforcing material with reduced weight, method of preparing the same an2025
Motor2025
Rubber reinforcing material with reduced weight, method of preparing the same, a2025
Apparatus and method for mutual authentication of quantum entities based on meas2025
Overlay measurement device and method, and system and program therefor2025
Overlay measurement device and method, and system and program therefor2025
Spunbonded nonwoven fabric and tile carpet using the same2025
Substrate drying apparatus and semiconductor device manufacturing method using s2025
Tire cord, manufacturing method thereof and tire comprising same2025
Computer-readable storage medium recording data structure for storing data contr2025
Smart mobility link system2025
Spunbonded nonwoven and tile carpet using the same2025