Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for fabricating silicon carriers with conductive through-vias with low stress and low defect density

Methods for fabricating silicon carriers with conductive through-vias with low stress and low defect density

US Patent 7863189 · Granted Jan 4, 2011

Estimated economic value: $2,931,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrical connections between dissimilar materials at cryogenic temperatures2025
Infrared debond damage mitigation by copper fill pattern2025
Porous nanostructured electrodes for detection of neurotransmitters2025
Edge capacitive coupling for quantum chips2025
Stress biomarker and health indicator system2025
Electronic substrate stacking2024
Downstop and bump bonds formation on substrates2024
Create a protected layer for interconnects and devices in a packaged quantum str2024
Three-dimensional silicon-based comb probe with optimized biocompatible dimensio2024
Multi-sensor platform for health monitoring2024
High density interconnection and wiring layers, package structures, and integrat2024
Multiple die assembly2024