Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High density interconnection and wiring layers, package structures, and integration methods

High density interconnection and wiring layers, package structures, and integration methods

US Patent 12015003 · Granted Jun 18, 2024

Estimated economic value: $16,708,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Resist patterned redistribution wiring on copper polyimide via layer2025
Stacked semiconductor devices with topside and backside interconnect wiring2025
Dual redistribution layer structure2025
TSV and backside power distribution structure2025
Remote based online product selection2025
Infrared debond damage mitigation by copper fill pattern2025
Infrared debond damage mitigation by copper fill pattern2025
Infrared debond damage mitigation by copper fill pattern2025
Two-layer adhesion of electronics to a surface2025
Dynamic virtual reality shopping shelf interface2025
Sintering a nanoparticle paste for semiconductor chip join2025
Sintering a nanoparticle paste for semiconductor chip join2025