Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for removing gate sidewall spacers in CMOS semiconductor fabrication processes

Methods for removing gate sidewall spacers in CMOS semiconductor fabrication processes

US Patent 7790622 · Granted Sep 7, 2010

Estimated economic value: $2,081,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of manufacturing semiconductor devices by etching active fins using etch2025
Semiconductor device including isolation regions2025
Method of fabricating semiconductor device2024
Methods of manufacturing semiconductor devices by etching active fins using etch2023
Semiconductor device including isolation regions2023
Image sensor including fence structure disposed laterally of color filters2023
Semiconductor device including isolation regions2023
Methods of manufacturing semiconductor devices by etching active fins using etch2022
Washing machine2021
Method of fabricating semiconductor device2021
Semiconductor device including isolation regions2021
Semiconductor device2021