Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Design structure for shutting off data capture across asynchronous clock domains during at-speed testing

Design structure for shutting off data capture across asynchronous clock domains during at-speed testing

US Patent 7779375 · Granted Aug 17, 2010

Estimated economic value: $4,695,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Auto test grouping/clock sequencing for at-speed test2019
Thermally regulated modular energy storage device and methods2019
Method and structure for multi-core chip product test and selective voltage binn2017
Systems and methods for single cell product path delay analysis2015
Integrated circuit product yield optimization using the results of performance p2015
Reducing power consumption during manufacturing test of an integrated circuit2015
Fueling systems, methods and apparatus for an internal combustion engine2015
Systems and methods for single cell product path delay analysis2014
Automatic generation of valid at-speed structural test (ASST) test groups2014
Test path selection and test program generation for performance testing integrat2013
Clock edge grouping for at-speed test2013
Clock edge grouping for at-speed test2013