Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory having a dummy bitline for timing control

Memory having a dummy bitline for timing control

US Patent 7746716 · Granted Jun 29, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Area-efficient scalable memory read-data multiplexing and latching2024
Area-efficient scalable memory read-data multiplexing and latching2023
Area-efficient scalable memory read-data multiplexing and latching2021
Memory column drowsy control2016
Bypass system and method that mimics clock to data memory read timing2016
Bypass system and method that mimics clock to data memory read timing2016
Memory with word level power gating2015
SRAM with embedded ROM2015
Method and apparatus for sensing on-chip characteristics2014
Dual port memory device2011
Dual port memory device2011
Memory having self-timed bit line boost circuit and method therefor2010